In this paper, an extensive study on the on-state, switching and RF performance of a laterally amalgamated dual material gate concave (L-DUMGAC) MOSFET and the influence of technology variations such as gate length, negative junction depth (NJD) and gate bias on the device's behavior is performed using an ATLAS device simulator. Simulations reveal that the L-DUMGAC design exhibits a significant enhancement in the device's switching characteristics in terms of reduced on-resistance and, hence, the reduced conduction power loss, switching loss and enhanced on-current, I ON . Further, the L-DUMGAC design is studied for the RF application circuit design by examining the stability, cut-off frequency, power gains and the parasitic capacitances. The results are, thus, useful for optimizing the performance and reliability of nanoscale L-DUMGAC MOSFETs for high-speed logic, switching and RF applications.
Introduction
As wireless communication markets continue to expand, advances in wireless transceivers demand higher levels of integration and low-cost technologies. Over a period of 20 years, CMOS devices have been scaled down to a sub-50-nm regime based on the electric field scaling principles. This continuous scaling of the transistor dimensions has made silicon CMOS technology viable for high-performance logic, memory and RF applications. The integrated circuit (IC) industry has followed a steady path of constantly shrinking device geometries and increasing chip size. This strategy has been driven by the increased performance that smaller devices make possible and the increased functionality that larger chips provide. The more an IC is scaled, the higher becomes its packing density, the higher its circuit speed and the lower its power dissipation. These have been key in the evolutionary progress leading to today's computers and communication systems that offer superior performance, dramatically reduced cost per function and much-reduced physical size compared to their predecessors. Also, with the scaling of the device dimensions into the sub-50-nm regime, the transistors have achieved cut-off frequencies in the range of several GHz, making CMOS technology suitable for wireless communications and other RF applications [1] [2] [3] [4] . On-state and RF performance analysis and simulation are, thus, needed to realize the limiting factors for a given technology as well as to optimize the MOSFET design structure and circuit topology for improved microwave, RF and wireless applications. Onstate and RF performance is mainly determined by parameters such as on-state current and resistance, device efficiency, speed to power dissipation performance, parasitic capacitances, cutoff frequency and power gains. LG1
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LG Figure 1 . Schematic structure of L-DUMGAC and SIMGAC MOSFETs with a gate length, However, with the device miniaturization, control of short-channel effects (SCEs) is one of the biggest challenges in further downscaling of the technology. The predominating short-channel effects are lack of pinch-off, shift in threshold voltage with decreasing channel length as well as draininduced barrier lowering (DIBL) and hot-carrier effect at increasing drain voltage. SCEs affect the electrical performance and the hot-carrier phenomenon is critical in terms of device degradation. Concave MOSFETs are known to alleviate many of the SCEs and hot-carrier effects [5] [6] [7] [8] [9] [10] [11] . This has been achieved by separating the source and drain (S/D) regions by a groove. Several studies have reported that the potential barrier formed at each concave corner is responsible for suppressing the SCEs, hot-carrier effects and punch-through. It is also responsible for the degradation of current driving capability and threshold voltage. The concave MOSFET, however, in conjunction with dual material gate (DMG) architecture [12] [13] [14] , as shown in figure 1, enhances drain current characteristics, average carrier velocity and suppresses SCEs, thereby proving superior to the conventional concave MOSFET. With DMG architecture, the step potential profile, due to different work functions of two metal gates, ensures reduction of SCEs and screening of the channel region under metal 1 from drain potential variations. Thus, the average electric field in the channel is enhanced, improving the electron velocity near the source and, hence, the carrier transport efficiency. The L-DUMGAC MOSFET [15] [16] [17] (figure 1) considered in this study integrates the potential benefits of concave MOSFETs with DMG architecture for enhancing the digital, switching and RF performance of scaled devices in comparison to single material gate concave (SIMGAC) MOSFET design (figure 1).
Device manufacturing feasibility
As foreseen by the device designers, in order to improve and enhance the lifespan of conventionally scaled MOSFET designs, various designs are entering the device realization scenario. This work, thus, complements this precondition by proposing and investigating the on-state and RF performance of L-DUMGAC MOSFET employing various engineering schemes, namely (a) lateral channel engineering by using recessed channel and (b) gate electrode workfunction engineering by using DMG architecture. From the simulation study using an ATLAS device simulator [18] , it has been shown that the upshot of these engineering combinations can boost the high-speed on-state and RF performance of conventional devices. The technical manufacturing feasibility of L-DUMGAC MOSFET is not far reaching in the light of various integration schemes available for DMG architecture and sub-50 nm concave MOSFETs. The concave MOSFET has already been fabricated and its fabrication process has been discussed in detail by Seo et al [19] and Xiao-Hua et al [20] . Moreover, for the feasibility of DMG architecture, several integration schemes have been suggested such as tilt angle evaporation metal gate deposition [12] , metal interdiffusion process [21, 22] , chemical mechanical polishing [23] and fully silicided (FUSI) metal gate [24] . To add further, in 2006, Na and Kim [25] have successfully fabricated the DMG architecture by poly-Si gate doping control of the source and drain side gate individually. Further, combining the potential benefits of concave MOSFET together with the electric field tuned DMG architecture, an optimum device structure is presented as an attractive design in view of system-on-chip realization and RF applications.
RF and on-state performance metrics evaluation
Recently [15] , we reported that the L-DUMGAC design exhibits significant performance enhancement in comparison to SIMGAC MOSFET in terms of improved screening of the channel region from drain bias variations, higher electric field near the source end, improved DIBL and threshold voltage, drain current, intrinsic gain, early voltage for low power-low voltage analog circuit applications, and improved switching characteristics in terms of I ON /I OFF , sub-threshold slope, etc for high-speed digital and switching applications. In this work, on-state and ac analysis is performed and investigated by extensive simulations for 30 nm and 50 nm SIMGAC and L-DUMGAC MOSFETs. Performance metrics such as the on-current (I ON ), on-resistance (R ON ), device efficiency (g m /I DS ), speed to power dissipation performance (g m -I ON ), cut-off frequency (F T ) and power gains are evaluated to assess the RF and on-state performance of the L-DUMGAC MOSFET, and its comparison with the SIMGAC and bulk MOSFET. The objective is to explore a MOSFET structure that has reasonable SCEs and can be used in RF/analog MOSFETs. The ac simulations have been performed for two cases: (1) evaluating a single frequency ac solution during a dc ramp and (2) ramped frequency solution at a single bias; to extract the different RF parameters. The log files store the terminal characteristics calculated by ATLAS. These are the small-signal frequency and capacitances for each electrode in ac simulations. The log statement also includes options for small-signal and two-port RF analysis. The various RF parameters such as stern stability factor, current gain, maximum transducer power gain, maximum stable and maximum available power gains are extracted by adding the 'gains' option in the LOG statement. All simulations have been performed using ATLAS device simulation software. The models activated in simulation comprise the inversion layer Lombardi CVT mobility model along with the ShockleyRead-Hall (SRH) and Auger recombination models for minority carrier recombination. Furthermore, we adopt the hydrodynamic energy transport model which includes the continuity equations, momentum transport equations, energy balance equations of the carriers and Poisson's equation [18] . It can model the non-local transport phenomenon, and hence presents a higher accuracy than the drift-diffusion method. The quantum corrections have not been taken into account because the quantum mechanical effects become significant when the gate oxide thickness is below 30Å or 3 nm. In our study, since the gate oxide thickness is 4 nm, the quantum corrections are ignored [26] . Figure 2 explains the effect of applied gate bias on the on-state performance of L-DUMGAC and SIMGAC MOSFET designs for different negative junction depths (NJDs), in terms of drain current and on-resistance. Results clearly reveal that on-resistance decreases with increase in the applied gate bias for both the MOSFET designs due to improved gate controllability over the channel and hence, enhancing the driving current. Further, due to the workfunction difference in the DMG architecture, a steppotential is introduced in the channel, which results in the improved carrier transport efficiency, and hence, the driving current. Thus, simultaneous on-resistance reduction and driving current enhancement is achieved with the L-DUMGAC MOSFET design that improves the device switching behavior and hence, reducing the conduction-power loss and switching loss. NJD is yet another tuning parameter to optimize the device switching and the associated power losses. Device switching characteristics are further enhanced due to decrease in NJD because of potential barrier lowering at the corners [10] , as is clear from figure 3 . Moreover, as the gate length decreases, on-current increases, thereby reducing the conduction-power loss and switching loss. Further, I ON , for L-DUMGAC, is higher than that for SIMGAC for all cases showing better logic and switching characteristics of the proposed structure. I ON , evaluated in the simulations, is the drain current I DS at low V DS and R ON is then obtained at the corresponding I ON , i.e. V GS /I DS at V DS = 2 mV. Low V DS has been selected to evaluate I ON and, hence, R ON because at these extremely low drain biases, the change in the shape of the depletion region is negligible; and hence the drift region (i.e. the region near the drain) resistance does not contribute to the on-resistance of the device. A low drain voltage, thus, guarantees that the drift region resistance is independent of the applied gate bias [27] .
Speed-to-power dissipation performance and the conduction band energy profile
g m -I ON is another important parameter that determines the onstate performance and hence, the speed-to-power dissipation performance of MOSFETs. Figure 4 shows that L-DUMGAC architecture results in improved g m -I ON performance in comparison to the conventional SIMGAC MOSFET as the gate length and groove depth is scaled down. This is because the L-DUMGAC structure exhibits higher carrier transport efficiency near the source end, leading to enhancement in the driving current, on-current and transconductance. Results also predict that as the gate length and groove depth is scaled, g m -I ON performance is enhanced for both the devices due to improvement in the driving current and gate control over the channel. Figure 5 explains the device efficiency of L-DUMGAC and SIMGAC MOSFETs for different gate lengths and NJDs predicting the superiority of L-DUMGAC over its conventional counterpart. This is attributed to improved carrier transport efficiency and, hence, a higher drain current and transconductance. With increase in NJD, the potential barriers at the corner augment resulting in reduced driving current and hence, enhanced device efficiency as shown in figure 5 . The device efficiency decreases with the scaled devices owing to higher current and reduced gate control. In order to further explain the improved SCE behaviour exhibited by L-DUMGAC, the conduction band energy profile, as shown in figure 6 , is another measure that explains improved SCEs in L-DUMGAC in comparison to SIMGAC and bulk MOSFETs; and the potential barrier lowering at the corners with reduced NJD. As MOSFET dimensions shrinks to the sub-50 nm regime, the DIBL effect becomes more prominent and is found to be more pronounced in bulk devices (barrier lowering, BULK = 44 mV, which is evaluated as the difference of conduction band energy between V DS of 1.0 V and 0.5 V) in comparison to SIMGAC and L-DUMGAC, as is clear from figure 6 , having SIMGAC = 40 mV and L-DUMGAC = 25 mV, respectively. L-DUMGAC MOSFET exhibits a step conduction band energy profile in the channel due to metal gate workfunction difference. This screens the region near the source from the drain bias variations and hence, accounts for lowest DIBL, showing better control of SCEs over conventional SIMGAC and bulk devices. Moreover, an increase of the potential barrier near the source end is seen for higher NJD. This is due to the fact that the potential barrier at the corners increases with increase in NJD and hence, the carriers now require higher energy to surmount the barriers, thereby deteriorating the current driving capability.
Parasitic capacitances and cut-off frequency
For system-on-chip and RF applications, device degradation is mainly attributed to the existence of the parasitic capacitances: gate-to-source (C GS ) and gate-to-drain (C GD ). Low parasitic capacitances can significantly improve the device speed performance and hence can reduce the power dissipation. parasitic capacitances for bulk, SIMGAC and L-DUMGAC. It is observed that as V GS increases, C GS increases in the subthreshold regime and then becomes constant in saturation; both C GS and C GD are almost constant in the strong inversion regime of operation. With the introduction of DMG architecture, both C GS and C GD decreases which is essential for the fast switching of the device. Due to enhancement in the carrier transport efficiency in the L-DUMGAC MOSFET which leads to a higher on-state driving current, the charging and discharging of the capacitances become fast, thereby improving the device switching and hence reducing the parasitic capacitances. The impact of tuning the L-DUMGAC MOSFET design in terms of gate length and NJD has also been demonstrated in figure 7 and its inset. The gate bias dependence of cut-off frequency, F T , is shown in figure 8 . It is seen that by increasing gate bias from sub-threshold to saturation, F T increases reflecting a higher transconductance and lower parasitic capacitances exhibited by the device at higher bias. F T , as seen from the figure, is higher for L-DUMGAC than SIMGAC and bulk MOSFET showing greater transconductance in L-DUMGAC MOSFET. Tuning of the L-DUMGAC design in terms of NJD and gate length can further enhance the device cut-off frequency. Lowering NJD enhances gate control and hence, the transconductance, leading to improvement in F T . Gate to Source Voltage, V GS (V) Cut-Off Frequency, FT(GHz) [28]. As clear from the figure, the intrinsic delay of the L-DUMGAC structure is significantly lower than the SIMGAC MOSFET, i.e. the incorporation of the dual material gate architecture leads to an appreciable reduction of intrinsic delay by 63.8%. Further, an increase in the gate length intensifies the intrinsic delay resulting in device switching deterioration. With decrease in NJD from 30 nm to 10 nm, the intrinsic delay improves by 51.4% for L G = 30 nm. This is mainly due to the decrease in potential barriers at the corners leading to improvement in the carrier transport. Thus, L-DUMGAC leads to a decrease in the parasitic behavior Frequency (GHz) resulting in high-speed performance and, hence, proves to be a promising candidate in terms of switching speed. As per the International Technology Roadmap for Semiconductors (ITRS-2006), the intrinsic delay and I ON /I OFF for a planar n-MOSFET with a physical gate length of 32 nm is 0.87 ps and 17 000, respectively. However, for our proposed design with a 30 nm gate length, the intrinsic delay and I ON /I OFF is 0.98 ps and 16 350, which is as per the high-performance logic technology requirements mentioned by ITRS-2006 specifications. Maximum available power gain (Gma) and stability are two of the most important considerations for use in a low noise amplifier (LNA) design. Stability measures the tendency of an LNA to oscillate and Gma is a figure of merit (FOM) for the LNA design, which indicates the maximum theoretical power gain that can be expected from the device. Figures 10(a) and (b) reflect the performance enhancement of L-DUMGAC in terms of LF maximum stable power gain (Gms) and HF maximum available power gain (Gma). Improvement in Gms and Gma is experienced with L-DUMGAC due to lower parasitic and higher transconductance. As the gate length is reduced, the FOMs further enhance owing to improved drive current. NJD reduction also adds-on to the power gains improvement as a result of higher gate control. Figure 11 (a) explains the stability of L-DUMGAC, SIMGAC and bulk MOSFETs for RF and LNA applications. The stern stability factor (K) [29] predicts the absolute stability of a transistor for given source and load impedances. If K is less than 1, the circuit is potentially unstable and a simultaneous input and output impedance match cannot be obtained for maximum power transfer. This K-factor of a MOSFET is usually smaller than 1 (i.e. unstable) at LF and greater than 1 (i.e. stable) at HF. As is clear from the figure, K is appreciably higher (or greater than 1), for L-DUMGAC in comparison to SIMGAC where K is just approaching 1, reflecting an oscillatory nature of SIMGAC MOSFET. Further, figure 11 (a) also shows that the stability factor, K, for the bulk MOSFET, is nowhere close to 1 as is determined from device simulations, thus presenting it as a poor candidate for RF and LNA applications where device stability is of utmost importance. However, if K is greater than 1, the circuit is stable, independent of source and load impedances, thereby maximizing the power transfer. Further, with reduction in NJD, the K-factor increases. This is due to the increased gate controllability of the device over the channel which, hence, results in the maximum power transfer from the source to load. Device miniaturization, however, leads to instability, as is predicted from figure 11 (a), owing to reduced gate control as a result of overlapping of the source and drain fields in the scaled devices. Figure 11 (b) depicts the current gain performance of L-DUMGAC, SIMGAC and bulk MOSFETs with gate length and NJD variation. L-DUMGAC improves the current gain due to better gate control and improved carrier transport efficiency near the source. Further, the current gain performance improves with the scaled devices due to improvement in the current driving capability, as is depicted in figure 11(b) . With an increase in NJD, however, the device current gain reduces mainly due to the weakening of gate control over the channel. Figure 12 evaluates L-DUMGAC, SIMGAC and bulk MOSFETs in terms of maximum transducer power gain (G MT ): a figure of merit in RF amplifier design. It is defined as the ratio of the power delivered to a load by a source to the maximum power available from the source. Results clearly show that G MT is higher for L-DUMGAC MOSFET due to higher current driving capability, in contrast to SIMGAC and bulk; thus proving its efficacy for RF applications. G MT further improves with the NJD reduction due to improved gate control since the corner potential barriers lower as NJD is decreased. Moreover, device miniaturization also adds to the G MT improvement due to the current gain enhancement in scaled devices. The poor RF performances of bulk MOSFET, in comparison to the SIMGAC and L-DUMGAC MOSFET designs are attributed to the increased gate-to-source and gateto-drain parasitic capacitances as is clear from figure 7 , which in turn results in poor device switching and hence, the cutoff frequency and intrinsic delay as shown in figures 8 and 9, respectively. Moreover, increased parasitic capacitances lead to undesired coupling paths which reduce the driving current and hence the associated current and power gains, as is demonstrated in figures 10-12.
Intrinsic delay, stability and power gains
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Conclusion
In this paper, we have investigated the effect of DMG architecture, gate length and NJD on the RF and on-state performance of concave MOSFETs by performing ac device simulations at VHF. As shown in this work, the L-DUMGAC MOSFET design, even in the sub-50 nm regime, exhibits superior on-state performance in comparison to its SIMGAC counterpart and bulk MOSFET, hence proving its efficacy for ULSI technology and high-speed logic applications. The speed performance can be significantly improved due to the high cut-off frequency, low parasitic capacitances and hence; higher transconductance. Due to improved gate controllability and reduced parasitic capacitances, L-DUMGAC shows a great potential towards the high-performance application and achieves F T of 48.6 GHz which is a 31.7% and 48.5% improvement as compared to the SIMGAC and bulk respectively, at V GS = 1.0 V. Further, higher g m /I DS and g m -I ON ; and lower parasitic capacitances and intrinsic delay pertained by the L-DUMGAC architecture strengthens the idea of using it for switching applications, thereby giving a new opening for HF wireless communications. These results, therefore, show the potential of L-DUMGAC for a wide range of high-performance RF and on-state applications.
